arXiv · 1303.4051
The failure risk analysis of digital circuits
Abstract
To analyze the failure risk of asynchronous digital circuits the time-parameter is introduced into the Boolean algebra replacing the arithmetic operations by logical operations. There considered an example of construction of signals passing through the logical elements, using the described below mathematical apparatus.
Explore related subjects
Keep this discovery
A. N. Pchelintsev. 2013-03-17. The failure risk analysis of digital circuits. https://arxiv.org/abs/1303.4051
Cite the original work for its findings. Save a collection to share your selection of sources.