Search arXivSearch

arXiv · 1705.05917

A discussion about LNG Experiment: Irreversible or Reversible Generation of the OR Logic Gate?

Abstract

In a recent paper M. Lopez-Suarez, I. Neri, and L. Gammaitoni (LNG) present a concrete realization of the Boolean OR irreversible gate, but contrary to the standard Landauer principle, with an arbitrary small dissipation of energy. A Popperian good falsification! In this paper we discuss a theoretical description of the LNG device which is indeed a 3in/3out self--reversible realization of the involved OR gate, satisfying in this way the Landauer principle of no dispersion of energy, contrary to the LNG conclusions. The different point of view is due to a different interpretation of the two outputs corresponding to the inputs 10 and 01, which are considered by LNG indistinguishable so producing a non reversible realization of the standard 2in/1out gate. On the contrary, always considering these two outputs indistinguishable, by a suitable normalization function of the cantilever angles, the experimental results obtained by the LNG device coincide with the OR connective obtained from the third output of the self-reversible 3in/3out CL gate by the Inputs-Ancilla->Garbage-Output procedure. Thus, by the self-reversibility this realization is without dissipation of energy according to the Landauer principle. Furthermore, using the self-reversible Toffoli gate it is possible to obtain from the LNG device the realization of the connective AND adopting another normalization function on the cantilever angles. Finally, by other suitable normalization procedures on cantilever angles it is possible to obtain also the other logic NOR and NAND connectives, and in a more sophisticated way the XOR and NXOR connectives in a self-reversible way. All this leads to introduce a universal logic machine consisting of the LNG device plus a memory containing all the necessary angle normalization functions to produce in a self-reversible way, by choosing one of these latter, the logic connectives now listed.

Explore related subjects

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Gianpiero Cattaneo, Roberto Leporini. 2017-06-15. A discussion about LNG Experiment: Irreversible or Reversible Generation of the OR Logic Gate?. https://arxiv.org/abs/1705.05917

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related papers

Beyond HBM-on-GPU: Thermal Design Envelope for 3D Volumetric DRAM-on-GPU Integration

The scaling of GPUs for AI and HPC workloads is increasingly constrained by the capacity, bandwidth, and thermal limits of both 2.5D HBM-GPU and direct-stacked 3D HBM-on-GPU integration. This work establishes the thermal design envelope for 3D volumetric DRAM-on-GPU integration, in which vertically oriented DRAM dies and interleaved cooling cavities reshape heat flow and memory interfacing above the GPU. Using a package-level thermal model anchored to a consistent HBM-on-GPU baseline and driven by a realistic reticle-scale non-uniform GPU power map, we quantify the key parameters governing thermal feasibility. Stack height is the dominant limiter of peak temperature, while cooling-cavity conductivity shifts the feasible region, and mold insertion and stack orientation further modulate thermal behavior. A distributed memory-controller and network-on-chip tier introduces only a moderate thermal penalty. Although die-level parallelism increases bandwidth, the reduction in simulated training time saturates once execution becomes compute-bound. These results define a bounded co-design space across bandwidth, capacity, and thermal constraints for 3D volumetric DRAM-on-GPU integration.

cs.ET

Droop-Aware Foundation Model Power Flow

This paper develops a droop-aware extension of the GridFM power systems foundation model, embedding droop gains and frequency/voltage deadband parameters as per-bus node features to enable control-aware AC power-flow analysis. Existing power-flow datasets encode only static electrical features, conflating operating points from qualitatively different control regimes; this work resolves that gap by exposing droop and deadband parameters as structured node features, with deadband discontinuities handled through a smooth tanh approximation that preserves solver differentiability. A transformer-based graph neural network is pre-trained on masked reconstruction and fine-tuned on the resulting control-aware datasets. The framework is validated against PSCAD electromagnetic-transient simulations on a two-bus system (0.11% maximum steady-state error) and cross-validated against an independent PyPower droop solver on the IEEE 24-bus RTS. On the 24-bus system the surrogate attains R2 = 0.9996 for active generation and 0.0015 p.u. voltage-magnitude RMSE; scalability is confirmed on the IEEE 300-bus system (0.0036 p.u. RMSE, R2 = 0.9841 for voltage magnitude across 299,700 predictions). A three-mode control study further shows that the deadband widens the control-error distribution while leaving total droop compensation unchanged, establishing deadband width as an actionable node-level design feature.

cs.ET

GNN-based Path-aware multi-view Circuit Learning for Technology Mapping

Traditional technology mapping suffers from systemic inaccuracies in delay estimation due to its reliance on abstract, technology-agnostic delay models that fail to capture the nuanced timing behavior behavior of real post-mapping circuits. To address this fundamental limitation, we introduce GPA(graph neural network (GNN)-based Path-Aware multi-view circuit learning), a novel GNN framework that learns precise, data-driven delay predictions by synergistically fusing three complementary views of circuit structure: And-Inverter Graphs (AIGs)-based functional encoding, post-mapping technology emphasizes critical timing paths. Trained exclusively on real cell delays extracted from critical paths of industrial-grade post-mapping netlists, GPA learns to classify cut delays with unprecedented accuracy, directly informing smarter mapping decisions. Evaluated on the 19 EPFL combinational benchmarks, GPA achieves 19.9%, 2.1% and 4.1% average delay reduction over the conventional heuristics methods (techmap, MCH) and the prior state-of-the-art ML-based approach SLAP, respectively-without compromising area efficiency.

cs.ET