Search arXivSearch

arXiv · 1912.09942

Hardwire-Configurable Photonic Integrated Circuits Enabled by 3D Nano-Printing

Abstract

Photonic integrated circuits (PIC) currently rely on application-specific designs that are geared towards a particular functionality. Development of such application-specific PIC requires considerable effort and often involves several design, fabrication, and characterization iterations, each with cycle times of several months, to reach acceptable performance. At the same time, the number of chips that is eventually needed to serve a certain application is often too small to benefit from the scalability of advanced photonic integration platforms. As a consequence, large-scale photonic integration has hitherto been unable to unfold its full economic advantages within the highly fragmented application space of photonics. Here we introduce a novel approach to configurable PIC that can overcome these challenges. The concept exploits generic PIC designs consisting of standard building blocks that can be concatenated to provide an application-specific functionality. Configuration of the PIC relies on establishing hardwired optical connections between suitable ports of an optical wire board using highly flexible 3D direct-write laser lithography. Hardwire-configurable PIC allow to exploit high-throughput production of generic chips in large-scale fabrication facilities for serving a wide variety of applications with small or medium volumes of specifically configured devices.

Explore related subjects

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Tobias Hoose, Matthias Blaicher, Juned Nassir Kemal, Heiner Zwickel, Muhammad Rodlin Billah, Philipp-Immanuel Dietrich, Andreas Hofmann, Wolfgang Freude, Sebastian Randel, Christian Koos. 2019-12-19. Hardwire-Configurable Photonic Integrated Circuits Enabled by 3D Nano-Printing. https://arxiv.org/abs/1912.09942

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related papers

Measuring vacancy-type defect density in monolayer semiconductors

Two-dimensional (2D) materials have attracted wide-spread interest due to their unique and tunable properties. Their optoelectronic, mechanical, and thermal properties are greatly influenced by crystal defects, which are, in turn, used to control these properties. However, experimental quantification of the density of defects, whether deliberately introduced or inherent, is very difficult in these atomically thin materials. Here we show that helium atom micro-diffraction can be used to measure the defect density in ~15x20um monolayer MoS2, a prototypical 2D semiconductor, quickly and easily compared to standard methods. We present a simple analytic model, the lattice gas equation, that captures the relationship between atomic Bragg diffraction intensity and defect density. The model, combined with ab initio scattering calculations, shows that our technique can immediately be applied to a wide range of 2D materials, independent of sample chemistry or structure. Additionally, wafer-scale characterization is immediately possible.

physics.app-ph

Compact Modeling of Oxide-Semiconductor, 2D Material, Carbon Nanotube, and Cryogenic Transistors with Experiment Verification

This paper presents a unified compact model for emerging transistor technologies, including oxide-semiconductor field-effect transistors (OSFETs), 2D material FETs (2DFETs), carbon nanotube FETs (CNFETs), and cryogenic MOSFETs. A unified charge-density formulation is developed to account for quantum confinement, trap charges, and band-tail states in channel charge calculations. A physics-based transport model is introduced to seamlessly capture carrier transport from the long-channel diffusive regime to the short-channel ballistic limit. Scaling models are incorporated to accurately describe 2D electrostatic effects. Cryogenic operation is modeled through the inclusion of band-tail states and temperature-dependent mobility and threshold voltage. The proposed model is validated against experimental data from the fabricated OSFETs with multiple channel lengths and published measurements of 2DFETs, CNFETs, and cryogenic MOSFETs. Excellent agreement is demonstrated across diverse device architectures, operating conditions, and material systems.

physics.app-ph

Multiplexing approaches to thermoradiative signatureless communications

Using mid-infrared emission from semiconductor devices for covert communications remains a relatively unexplored and yet promising opportunity. The phenomenon of negative luminescence allows for a method of signatureless covert communications where the net infrared emission of an emitting optoelectronic device is balanced to be identical to the ambient thermal background. In this work we provide a practical demonstration of covert data transfer over a thermoradiative channel with data rates up to 100 kbps. In addition, we demonstrate several additional multiplexing techniques that make the proposed thermoradiative communications method more secure against interception by achieving zero instantaneous optical emission, while remaining detectable if a sufficiently spatially or spectrally discerning observation is utilised. Finally, we discuss various application scenarios in which the proposed methods can be used to achieve secure signatureless communications.

physics.app-ph