arXiv · 2008.08883
High-Performance Simultaneous Multiprocessing for Heterogeneous System-on-Chip
Abstract
This paper presents a methodology for simultaneous heterogeneous computing, named ENEAC, where a quad core ARM Cortex-A53 CPU works in tandem with a preprogrammed on-board FPGA accelerator. A heterogeneous scheduler distributes the tasks optimally among all the resources and all compute units run asynchronously, which allows for improved performance for irregular workloads. ENEAC achieves up to 17\% performance improvement \ignore{and 14\% energy usage reduction,} when using all platform resources compared to just using the FPGA accelerators and up to 865\% performance increase \ignore{and up to 89\% energy usage decrease} when using just the CPU. The workflow uses existing commercial tools and C/C++ as a single programming language for both accelerator design and CPU programming for improved productivity and ease of verification.
Explore related subjects
Keep this discovery
Kris Nikov, Mohammad Hosseinabady, Rafael Asenjo, Andrés Rodríguezz, Angeles Navarro, Jose Nunez-Yanez. 2020-08-20. High-Performance Simultaneous Multiprocessing for Heterogeneous System-on-Chip. https://arxiv.org/abs/2008.08883
Cite the original work for its findings. Save a collection to share your selection of sources.