arXiv · 2107.02469
Vertical GaN Devices: Process and Reliability
Abstract
This paper reviews recent progress and key challenges in process and reliability for high-performance vertical GaN transistors and diodes, focusing on the 200 mm CMOS-compatible technology. We particularly demonstrated the potential of using 200 mm diameter CTE matched substrates for vertical power transistors, and gate module optimizations for device robustness. An alternative technology path based on coalescence epitaxy of GaN-on-Silicon is also introduced, which could enable thick drift layers of very low dislocation density.
Explore related subjects
Keep this discovery
Shuzhen You, Karen Geens, Matteo Borga, Hu Liang, Herwig Hahn, Dirk Fahle, Michael Heuken, Kalparupa Mukherjee, Carlo De Santi, Matteo Meneghini, Enrico Zanoni, Martin Berg, Peter Ramvall, Ashutosh Kumar, Mikael T. Björk, B. Jonas Ohlsson, Stefaan Decoutere. 2021-07-06. Vertical GaN Devices: Process and Reliability. https://doi.org/10.1016/j.microrel.2021.114218
Cite the original work for its findings. Save a collection to share your selection of sources.