arXiv · 2411.19177
Bounds for Quantum Circuits using Logic-Based Analysis
Abstract
We explore ideas for scaling verification methods for quantum circuits using SMT (Satisfiability Modulo Theories) solvers. We propose two primary strategies: (1) decomposing proof obligations via compositional verification and (2) leveraging linear over-approximation techniques for gate effects. We present two examples and demonstrate the application of these ideas to proof Hamming weight preservation.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Benedikt Fauseweh, Ben Hermann, Falk Howar. 2024-11-28. Bounds for Quantum Circuits using Logic-Based Analysis. https://arxiv.org/abs/2411.19177
Cite the original work for its findings. Save a collection to share your selection of sources.