arXiv · 2412.17536
FPGA Implementation of Low-Power Multiplierless Pre-Processing Free Chromatic Dispersion Equalizer
Abstract
We present a novel time-domain chromatic dispersion equalizer, implemented on FPGA, eliminating pre-processing and multipliers, achieving up to 54.3% energy savings over 80-1280 km with a simple, low-power design.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Geraldo Gomes, Pedro Freire, Jaroslaw E. Prilepsky, Sergei K. Turitsyn. 2024-12-23. FPGA Implementation of Low-Power Multiplierless Pre-Processing Free Chromatic Dispersion Equalizer. https://arxiv.org/abs/2412.17536
Cite the original work for its findings. Save a collection to share your selection of sources.