Search arXiv⌕ Search
Home/Archive/arXiv

arXiv · 2502.03637

Beyond Diagonal RIS: A New Frontier for 6G Internet of Things Networks

Wali Ullah Khan·Chandan Kumar Sheemar·Eva Lagunas·Symeon Chatzinotas
View original source ↗Read source document ↗Export metadata ↓

Abstract

Reconfigurable intelligent surface (RIS) technology has emerged as a promising enabler for next-generation wireless networks, offering a paradigm shift from passive environments to programmable radio wave propagation. Despite the potential of diagonal RIS (D-RIS), its limited wave manipulation capability restricts performance gains. In this paper, we investigate the burgeoning concept of beyond-diagonal RIS (BD-RIS), which incorporates non-diagonal elements in its scattering matrix to deliver more fine-grained control of electromagnetic wavefronts. We begin by discussing the limitations of traditional D-RIS and introduce key BD-RIS architectures with different operating modes. We then highlight the features that make BD-RIS particularly advantageous for 6G IoT applications, including advanced beamforming, enhanced interference mitigation, and flexible coverage. A case study on BD-RIS-assisted vehicle-to-vehicle (V2V) communication in an underlay cellular network demonstrates considerable improvements in spectral efficiency when compared to D-RIS and conventional systems. Lastly, we present current challenges such as hardware design complexity, channel estimation, and non-ideal hardware effects, and propose future research directions involving AI-driven optimization, joint communication and sensing, and physical layer security. Our findings illustrate the transformative potential of BD-RIS in shaping high-performance, scalable, and reliable 6G IoT networks.

Explore related subjects

cs.ETcs.NIeess.SP

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Wali Ullah Khan, Chandan Kumar Sheemar, Eva Lagunas, Symeon Chatzinotas. 2025-02-05. Beyond Diagonal RIS: A New Frontier for 6G Internet of Things Networks. https://arxiv.org/abs/2502.03637

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related papers

arXiv2026

Beyond HBM-on-GPU: Thermal Design Envelope for 3D Volumetric DRAM-on-GPU Integration

The scaling of GPUs for AI and HPC workloads is increasingly constrained by the capacity, bandwidth, and thermal limits of both 2.5D HBM-GPU and direct-stacked 3D HBM-on-GPU integration. This work establishes the thermal design envelope for 3D volumetric DRAM-on-GPU integration, in which vertically oriented DRAM dies and interleaved cooling cavities reshape heat flow and memory interfacing above the GPU. Using a package-level thermal model anchored to a consistent HBM-on-GPU baseline and driven by a realistic reticle-scale non-uniform GPU power map, we quantify the key parameters governing thermal feasibility. Stack height is the dominant limiter of peak temperature, while cooling-cavity conductivity shifts the feasible region, and mold insertion and stack orientation further modulate thermal behavior. A distributed memory-controller and network-on-chip tier introduces only a moderate thermal penalty. Although die-level parallelism increases bandwidth, the reduction in simulated training time saturates once execution becomes compute-bound. These results define a bounded co-design space across bandwidth, capacity, and thermal constraints for 3D volumetric DRAM-on-GPU integration.

cs.ET↗
arXiv2026

Droop-Aware Foundation Model Power Flow

This paper develops a droop-aware extension of the GridFM power systems foundation model, embedding droop gains and frequency/voltage deadband parameters as per-bus node features to enable control-aware AC power-flow analysis. Existing power-flow datasets encode only static electrical features, conflating operating points from qualitatively different control regimes; this work resolves that gap by exposing droop and deadband parameters as structured node features, with deadband discontinuities handled through a smooth tanh approximation that preserves solver differentiability. A transformer-based graph neural network is pre-trained on masked reconstruction and fine-tuned on the resulting control-aware datasets. The framework is validated against PSCAD electromagnetic-transient simulations on a two-bus system (0.11% maximum steady-state error) and cross-validated against an independent PyPower droop solver on the IEEE 24-bus RTS. On the 24-bus system the surrogate attains R2 = 0.9996 for active generation and 0.0015 p.u. voltage-magnitude RMSE; scalability is confirmed on the IEEE 300-bus system (0.0036 p.u. RMSE, R2 = 0.9841 for voltage magnitude across 299,700 predictions). A three-mode control study further shows that the deadband widens the control-error distribution while leaving total droop compensation unchanged, establishing deadband width as an actionable node-level design feature.

cs.ET↗
arXiv2026

GNN-based Path-aware multi-view Circuit Learning for Technology Mapping

Traditional technology mapping suffers from systemic inaccuracies in delay estimation due to its reliance on abstract, technology-agnostic delay models that fail to capture the nuanced timing behavior behavior of real post-mapping circuits. To address this fundamental limitation, we introduce GPA(graph neural network (GNN)-based Path-Aware multi-view circuit learning), a novel GNN framework that learns precise, data-driven delay predictions by synergistically fusing three complementary views of circuit structure: And-Inverter Graphs (AIGs)-based functional encoding, post-mapping technology emphasizes critical timing paths. Trained exclusively on real cell delays extracted from critical paths of industrial-grade post-mapping netlists, GPA learns to classify cut delays with unprecedented accuracy, directly informing smarter mapping decisions. Evaluated on the 19 EPFL combinational benchmarks, GPA achieves 19.9%, 2.1% and 4.1% average delay reduction over the conventional heuristics methods (techmap, MCH) and the prior state-of-the-art ML-based approach SLAP, respectively-without compromising area efficiency.

cs.ET↗