Multistatic J-Band Radar TX/RX Chipset in SiGe BiCMOS with Integrated x16 Frequency Multiplier Chain and High EIRP

Abstract

This work presents the design and measurement of a multistatic J-band radar chipset comprising a transmitter and a receiver MMIC both featuring an integrated $times$16 frequency multiplier chain for low-frequency local-oscillator distribution and scalable radar configurations. Multistatic radar architectures can sustain high transmission power and high receiver sensitivity simultaneously an advantage that is fully leveraged in the present chipset. To this end a four-way power-combining amplifier chain integrated on the transmitter MMIC delivers an output power of 11.2 dBm. The resulting measured EIRP is 41 dBm at 292 GHz with a collimating PTFE lens and 8.8 dBm without a lens. Despite the high frequency-multiplication factor an on-chip harmonic rejection better than 24 dBc was measured while a radiated in-band harmonic rejection of approximately 50 dBc was achieved through multiple filter stages. The receiver MMIC incorporates a three-stage low-noise amplifier and exhibits an overall conversion gain of 43.3 dB at 292 GHz. Integrated on-chip patch antennas facilitate system integration and the use of highly directive dielectric lenses making the chipset suitable for long-range radar measurements which are demonstrated up to 150 m. The MMICs are realized in a 130 nm SiGe BiCMOS technology with an f_T and f_max of 500 GHz and 610 GHz respectively.